Can someone help me write the verilog source and testbench code for Data memory

Data Memory

My lab professor said me to code the souce code and testbech using the above diagarm. Can some one please help me with this? I'm use Vivado to code