SpiceQA
Questions
Tags
Users
Badges
x86
1199 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Building backward compatible binaries with newer CPU instructions support
user_177275
0
•
asked Apr 3, 2020
4
1
483
compiler-optimization
inline-assembly
x86
gcc
c
What do parentheses surrounding a register mean?
user_5330059
0
•
asked Apr 3, 2020
2
2
2131
addressing-mode
att
cpu-registers
x86
assembly
Why are the code and data segment selectors 0x8 and 0x10 in MIT's JOS Bootloader?
user_4109326
0
•
asked Apr 2, 2020
3
0
400
gdt
memory-segmentation
osdev
x86
assembly
Do x86 instructions require their own encoding as well as all of their arguments to be present in memory at the same time?
user_13181277
0
•
asked Apr 1, 2020
69
1
1569
kvm
virtualization
paging
x86
assembly
What do multiple values or ranges means as the latency for a single instruction?
user_12202536
0
•
asked Mar 29, 2020
2
1
159
micro-optimization
x86
assembly
cpu-architecture
performance
Why use push/pop instead of sub and mov?
user_3968575
0
•
asked Mar 26, 2020
4
1
1097
x86-64
micro-optimization
x86
assembly
cpu-architecture
Why does DOS set the SP register to 0xFFFE after loading a .COM file?
user_9377302
0
•
asked Mar 22, 2020
11
1
623
x86-16
dos
callstack
x86
assembly
Intel AVX-512: how to set the EVEX.z bit
user_8276973
0
•
asked Mar 20, 2020
5
1
307
avx512
machine-code
x86
assembly
What is clang trying to do optimizing this simple recursive algorithm?
user_584518
0
•
asked Mar 20, 2020
7
1
275
clang
x86
assembly
c
which MOV instructions in the x86 are not used or the least used, and can be used for a custom MOV extension
user_12924424
0
•
asked Mar 18, 2020
2
1
843
gem5
inline-assembly
machine-code
x86
gcc
Prev
Prev
70
71
72
(current)
73
74
Next
Next
Hot Questions