SpiceQA
Questions
Tags
Users
Badges
micro-optimization
146 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Why does gcc use btq in conjunction with btcq when conditionally set a bit in a uint64_t * memory region
user_11322131
0
•
asked Aug 16, 2020
5
0
145
x86-64
micro-optimization
assembly
gcc
c
Bottleneck when using indexed addressing modes
user_10461973
0
•
asked Aug 6, 2020
3
1
172
addressing-mode
x86-64
micro-optimization
intel
cpu-architecture
Why this unnecessary MOVAPD copy in gcc 9.1, in a tiny function
user_5878876
0
•
asked Jul 28, 2020
5
1
139
x86-64
micro-optimization
sse
assembly
gcc
Swap two registers in aarch64
user_634919
0
•
asked Jul 28, 2020
3
0
1355
arm64
swap
micro-optimization
assembly
Does cmpxchg write destination cache line on failure? If not, is it better than xchg for spinlock?
user_2945027
0
•
asked Jul 21, 2020
5
2
667
compare-and-swap
micro-optimization
cpu-cache
x86
assembly
What is the correct and optimal implementation of atomic_ref and atomic with padding bits?
user_2945027
0
•
asked Jul 20, 2020
3
1
307
stdatomic
c++20
micro-optimization
x86
In x86-64 asm: is there a way of optimising two adjacent 32-bit stores / writes to memory if the source operands are two immediate values?
user_6353611
0
•
asked Jul 19, 2020
8
2
227
x86-64
micro-optimization
assembly
optimization
What is an efficent way to compute floor(log(m / n)), where m and n are integers?
user_5602689
0
•
asked Jun 29, 2020
8
2
103
micro-optimization
assembly
optimization
c
Is movzbl followed by testl faster than testb?
user_7509065
0
•
asked Jun 19, 2020
3
1
162
x86-64
micro-optimization
x86
assembly
performance
What is the fastest way to swap the bytes of an unaligned 64 bit value in memory?
user_2408867
0
•
asked Jun 14, 2020
5
1
957
x86-64
micro-optimization
endianness
assembly
performance
Prev
Prev
7
8
9
(current)
10
11
Next
Next
Hot Questions