SpiceQA
Questions
Tags
Users
Badges
memory-barriers
105 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
In C++, which Standard Library functions (if any) are required to implicitly provided an atomic memory fence?
user_2793551
0
•
asked Sep 22, 2022
4
2
76
memory-barriers
atomic
c++11
multithreading
c++
Java volatile memory ordering and its compilation on x86-64
user_8990329
0
•
asked Sep 5, 2022
3
2
183
java-memory-model
memory-barriers
x86-64
volatile
java
What are the optimal std::memory_orders for this scenario of a coroutine waiting on an event?
user_5173839
0
•
asked Aug 18, 2022
5
0
138
relaxed-atomics
memory-barriers
memory-model
atomic
c++
Changing code from Sequential Consistency to a less stringent ordering in a barrier implementation
user_17799869
0
•
asked Aug 15, 2022
8
1
160
barrier
stdatomic
memory-barriers
atomic
c++
Do Linux system calls provide acquire/release semantics?
user_17634490
0
•
asked Jul 25, 2022
3
0
92
memory-barriers
system-calls
linux
c
Mixing memory ordering memory_order_seq_cst and memory_order_relaxed in a SPMC queue?
user_4779612
0
•
asked Jul 21, 2022
2
2
189
stdatomic
memory-barriers
lock-free
atomic
c
Can you split an atomic load-store with stricter memory ordering into separate relaxed load-stores along with memory barrier instructions?
user_12357035
0
•
asked Jul 16, 2022
5
0
110
memory-barriers
atomic
synchronization
multithreading
c++
AArch64 memory synchronization operations on multiply-mapped addresses
user_4480394
0
•
asked Jul 15, 2022
1
1
44
arm64
memory-barriers
memory-model
virtual-address-space
caching
Optimizations around atomic load stores in C++
user_12357035
0
•
asked Jul 6, 2022
9
1
120
instruction-reordering
compiler-optimization
memory-barriers
atomic
c++
How to build a barrier by rust asm?
user_18427126
0
•
asked Jun 30, 2022
3
1
69
rust
memory-barriers
inline-assembly
1
(current)
2
3
4
5
Next
Next
Hot Questions