SpiceQA
Questions
Tags
Users
Badges
cpu-cache
121 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Is there any way to tell an x86 to discard dirty cache lines without writing them?
user_5479004
0
•
asked Sep 7, 2020
3
0
99
x86-64
cpu-cache
assembly
How to explain poor performance on Xeon processors for a loop with both sequential copy and a scattered store?
user_14234444
0
•
asked Sep 7, 2020
14
1
649
amd-processor
cpu-cache
intel
cpu-architecture
performance
What is the purpose of invalidating D-cache when D-cache is off?
user_2906100
0
•
asked Aug 9, 2020
2
1
661
arm64
cpu-cache
assembly
linux-kernel
caching
Width of bus betwen cpu cache and cpu
user_12292000
0
•
asked Aug 3, 2020
2
1
562
amd-processor
cpu-cache
x86
cpu-architecture
cpu
Am I correctly reasoning about cache performance?
user_4258629
0
•
asked Jul 31, 2020
3
1
113
perf
cpu-cache
x86
multithreading
c++
Does cmpxchg write destination cache line on failure? If not, is it better than xchg for spinlock?
user_2945027
0
•
asked Jul 21, 2020
5
2
667
compare-and-swap
micro-optimization
cpu-cache
x86
assembly
What happens for a RIP-relative load next to the current instruction? Cache hit?
user_10090558
0
•
asked Jun 29, 2020
2
1
91
x86-64
cpu-cache
x86
assembly
cpu-architecture
Reducing bus traffic for cache line invalidation
user_45843
0
•
asked Jun 27, 2020
7
1
205
memory-barriers
memory-model
cpu-cache
cpu-architecture
multithreading
Is there such thing as a semi-shared cache?
user_9406372
0
•
asked Jun 25, 2020
2
1
59
cpu-cache
memory
processor
cpu
caching
Do store instructions block subsequent instructions on a cache miss?
user_5501675
0
•
asked Jun 16, 2020
5
1
212
cpu-cache
x86
concurrency
cpu-architecture
c++
Prev
Prev
5
6
7
(current)
8
9
Next
Next
Hot Questions