What is >>>symbol in verilog?

May I know what is this symbol >>> in verilog. When should I use it? Thanks!

e.g

always @(posedge Clock) begin
  if (Clear) begin
    a < = c>>>8;
    b < = d>>>16;
  end
end