Top Answers

1. In SystemVerilog, what does (.*) mean?
   8 votes
2. systemverilog unpacked array concatenation
   5 votes
3. Defining different parameter value for simulation and synthesis
   3 votes
4. Assigning x (dont care) to a register reset value or combinatorical output to improve area efficiency
   2 votes
5. Warning:Instantiation depth might indicate recursion in ModelSim
   2 votes