SpiceQA
Questions
Tags
Users
Badges
x86-64
769 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Why is the segfault address NULL when accessing memory that has any of the 16 most significant bits set?
user_2382729
0
•
asked Oct 11, 2020
8
1
445
general-protection-fault
x86-64
assembly
segmentation-fault
linux
Why did Intel remove the 16-byte branch target alignment Coding Rule from the Optimization Reference Manual?
user_4603507
0
•
asked Oct 9, 2020
2
0
131
micro-architecture
x86-64
micro-optimization
intel
x86
Cannot use call instruction with a name of a function when running on a different core
user_12010325
0
•
asked Oct 8, 2020
2
0
58
apic
x86-64
x86
assembly
linker
why non-pic code can't be totally ASLR using run-time fixups?
user_13351890
0
•
asked Oct 7, 2020
2
2
266
position-independent-code
aslr
x86-64
elf
linux
GAS aarch64 syntax to get .ascii string length
user_2766908
0
•
asked Oct 3, 2020
3
1
716
arm64
x86-64
gnu-assembler
clang
assembly
8 Bit LERP with SSE
user_1442767
0
•
asked Oct 2, 2020
3
1
327
lerp
intrinsics
x86-64
simd
sse
When to use a certain calling convention
user_651174
0
•
asked Oct 1, 2020
2
1
439
x86-64
calling-convention
micro-optimization
x86
assembly
Unexpected assembly output when passing a structure by value
user_13912132
0
•
asked Sep 30, 2020
4
0
121
x86-64
calling-convention
assembly
c
How to prevent gcc optimization breaking rep movsb code?
user_7275114
0
•
asked Sep 30, 2020
5
1
547
x86-64
inline-assembly
gcc
optimization
c
Haswell AVX/FMA latencies tested 1 cycle slower than Intel's guide says
user_9241138
0
•
asked Sep 29, 2020
2
1
273
avx
x86-64
intel
cpu-architecture
performance
Prev
Prev
43
44
45
(current)
46
47
Next
Next
Hot Questions