We know that if we don't specify an else statement in verilog a latch is inferred. Similarly if we don't mention an otherwise or elsewhen in chisel is a latch inferred ?
0 Answers
Related
We know that if we don't specify an else statement in verilog a latch is inferred. Similarly if we don't mention an otherwise or elsewhen in chisel is a latch inferred ?