I used chisel3 to generate verilog and to cooperate with other verilog coder.
When it is a big project, there will be module name conflicting. For example, the generated verilog might have a module called Queue or Arbiter, which is a widely used name.
I wonder if there is any machanism like c++'s namespace to resolve name conflicting?