x86

1199 Questions
Newest Active Unanswered Frequent
Score
View
Card Compact
How is an instruction executed in a flat memory model, when both the instruction and the accessed data are located in the same page in memory?
user_44635570
•
2
0
111
memory-segmentation intel x86 assembly memory-management
Intel JCC Erratum - what is the effect of prefixes used for mitigation?
user_29450270
•
5
1
208
micro-optimization intel x86 assembly cpu-architecture
Are x86 atomic instructions also atomic to DMA reads?
user_96917080
•
3
0
129
dma x86-64 instruction-set atomic x86
How does the BEXTR instruction in x86 work
user_161417590
•
2
2
480
bit-manipulation x86 assembly
TLB Cache Invalidation when EPT Violation occurs?
user_153195790
•
2
1
86
ept hypervisor tlb intel x86
In 32-bit mode without paging, how to calculate the physical address?
user_134843580
•
2
1
184
memory-segmentation memory-address x86 assembly
Does an OS choose a memory controller when allocating memory in a server with multiple controllers? How?
user_11651360
•
2
2
96
ram x86 cpu-architecture memory-management linux
Is it guaranteed that x86 instruction fetch is atomic, so that rewriting an instruction with a short jump is safe for concurrent thread execution?
user_29450270
•
4
1
247
hotpatching self-modifying atomic x86
Why is tan slower in context than when isolated?
user_175418320
•
9
1
198
avx clang x86 c performance
Using 16-bit addresses like foo[si] with Irvine32 (in 32-bit mode)?
user_167274430
•
2
1
62
irvine32 masm memory-address x86 assembly
Hot Questions