SpiceQA
Questions
Tags
Users
Badges
x86-64
769 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Can the simple decoders in recent Intel microarchitectures handle all 1-µop instructions?
user_10461973
0
•
asked May 24, 2020
5
1
449
x86-64
intel
x86
cpu-architecture
cpu
Is it possible to mitigate branch misprediction penalty by giving earlier hint?
user_2945027
0
•
asked May 21, 2020
2
0
48
branch-prediction
x86-64
x86
Push/pop around a call on x86_64 (SysV ABI)
user_1084774
0
•
asked May 20, 2020
2
0
39
x86-64
calling-convention
assembly
c
An i386/x64 pop FS/GS instruction supports a variant where it increments the SP by 32 bits or 64 bits in stead of 16 bits. What is it used for?
user_5740416
0
•
asked May 19, 2020
8
1
116
i386
x86-64
x86
assembly
Differences in custom and std fetch_add on floats
user_4832499
0
•
asked May 17, 2020
3
0
88
x86-64
assembly
gcc
c++
Best way to do a packed 16 element blend using SSE
user_3163831
0
•
asked May 16, 2020
9
0
258
x86-64
sse
intel
x86
assembly
How can one figure out if a loop is being entered with a 16 byte aligned address in x86-64 assembly?
user_5626290
0
•
asked May 15, 2020
2
1
166
x86-64
micro-optimization
memory-alignment
assembly
optimization
Why does gcc use stack area without decrementing stack pointer?
user_11686913
0
•
asked May 10, 2020
2
0
47
red-zone
x86-64
assembly
gcc
c
Does rcx always point to the PEB at the process entrypoint?
user_3821300
0
•
asked May 8, 2020
5
1
435
x86-64
assembly
winapi
c
windows
Does intel have a separate instruction set for it's GPU
Admin
1
•
asked May 7, 2020
9
1
1136
x86-64
instruction-set
opengl
intel
gpu
Prev
Prev
54
55
56
(current)
57
58
Next
Next
Hot Questions