SpiceQA
Questions
Tags
Users
Badges
x86-64
769 Questions
Newest
Active
Unanswered
Frequent
More
Score
View
Card
Compact
Why does gcc use btq in conjunction with btcq when conditionally set a bit in a uint64_t * memory region
user_11322131
0
•
asked Aug 16, 2020
5
0
145
x86-64
micro-optimization
assembly
gcc
c
Can't modify assembly in x64dbg
user_9046267
0
•
asked Aug 15, 2020
2
2
4324
x64dbg
x86-64
disassembly
assembly
debugging
Why does division by 3 require a rightshift (and other oddities) on x86?
user_5740428
0
•
asked Aug 14, 2020
34
4
2230
integer-division
x86-64
compilation
assembly
c++
How can memory destination BTS be significantly slower than load / BTS reg,reg / store?
user_11322131
0
•
asked Aug 14, 2020
5
1
175
microcoding
x86-64
assembly
cpu-architecture
performance
The x86 disassembly for C code generates: orq $0x0, %(rsp)
user_8981968
0
•
asked Aug 13, 2020
2
3
816
x86-64
callstack
assembly
gcc
c
Test of 8 subsequent bytes isn't translated into a single compare instruction
user_580083
0
•
asked Aug 13, 2020
4
3
91
memcmp
x86-64
optimization
comparison
c++
Is it legal to have same register as operands in one instruction?
Admin
1
•
asked Aug 12, 2020
2
2
382
instructions
x86-64
instruction-set
assembly
Why are x86-64 C/C++ compilers not generating more efficient assembly for this code?
user_1301445
0
•
asked Aug 11, 2020
5
1
125
x86-64
initialization
c++
performance
Bottleneck when using indexed addressing modes
user_10461973
0
•
asked Aug 6, 2020
3
1
172
addressing-mode
x86-64
micro-optimization
intel
cpu-architecture
Perf shows L1-dcache-load-misses in a block with no memory access
user_8276973
0
•
asked Aug 4, 2020
2
1
516
perf
x86-64
profiling
linux
performance
Prev
Prev
47
48
49
(current)
50
51
Next
Next
Hot Questions